tests/bench: interrupts-off timing and updated GCC vs LLVM results #34

Merged

techwritescode merged 2 commits from bench-timing into main 2026-10-15 19:43:58 +00:00

Conversation 0 Commits 2 Files changed 2 +99 -42

techwritescode commented 2026-10-15 19:34:25 +00:00

Owner

Copy link

PS2-192 items 2 and 7.

• Every bench kernel now runs best of 3 inside DIntr/EIntr. Before, all kernels ran with interrupts on, and physics and raster ran once. physics and raster reset their input before each run, so the checksums are unchanged (physics 46fb9806, raster c8cb2e87, packet_build 67522a17).
• The README now has console results with ps2/llvm#15 and #16, and the cause of each gap over 5%: cache-set conflicts in physics, per-pixel branches in raster, constant propagation into static callees for the -O1 size gaps. It also documents that raster varies between boots by up to 7%, so raster figures are the minimum over 3 to 7 boots.

🤖 Generated with Claude Code

PS2-192 items 2 and 7. - Every bench kernel now runs best of 3 inside `DIntr`/`EIntr`. Before, all kernels ran with interrupts on, and physics and raster ran once. physics and raster reset their input before each run, so the checksums are unchanged (physics 46fb9806, raster c8cb2e87, packet_build 67522a17). - The README now has console results with ps2/llvm#15 and #16, and the cause of each gap over 5%: cache-set conflicts in physics, per-pixel branches in raster, constant propagation into static callees for the -O1 size gaps. It also documents that raster varies between boots by up to 7%, so raster figures are the minimum over 3 to 7 boots. 🤖 Generated with [Claude Code](https://claude.com/claude-code)

techwritescode added 2 commits 2026-10-15 19:34:25 +00:00

tests/bench: time every kernel best of 3 with interrupts off ... bda28c7ea0

physics and raster ran once with interrupts on. All kernels now run three
times inside DIntr/EIntr, and physics and raster reset their input before
each run so the checksums are unchanged.

Co-Authored-By: Claude Opus 5.5 <[email protected]>

tests/bench: record results with ps2/llvm#15 and #16, explain the exceptions ... 2bdc0a7e34

physics is dominated by cache-set conflicts between its six arrays; raster
varies between boots; the -O1 size gaps come from constant propagation into
static callees.

Co-Authored-By: Claude Opus 5.5 <[email protected]>

techwritescode force-pushed bench-timing from 2bdc0a7e34 to 0af404b4a6 2026-10-15 19:42:17 +00:00 Compare

techwritescode merged commit 0af404b4a6 into main 2026-10-15 19:43:58 +00:00

techwritescode deleted branch bench-timing 2026-10-15 19:43:59 +00:00

Sign in to join this conversation.

Reviewers

No reviewers

Labels

Clear labels

No items

No labels

Milestone

Clear milestone

No items

No milestone

Projects

Clear projects

No items

No project

Assignees

Clear assignees

No assignees

1 participant

Notifications

Subscribe

Due date

The due date is invalid or out of range. Please use the format "yyyy-mm-dd".

No due date set.

Dependencies

No dependencies set

Reference

ps2/sdk-core!34

No description provided.